

Computer System Overview

Slide 1

Operating Systems

2004/S2

OPERATING SYSTEM

Slide 2

- Provides an abstraction layer over the concrete hardware
- Allocation of resources
 - Processor
 - Memory
 - I/O devices
- Optimisation of resource utilisation
- Protection and Security

Understanding **operating systems** therefore requires some basic understanding of **computer systems**

BASIC ELEMENTS


Simplified view:

- Processor
- Main Memory
 - referred to as real memory or primary memory
 - volatile
- I/O modules
 - secondary memory devices
 - communications equipment
 - terminals
- System bus
 - communication among processors, memory, and I/O modules


Slide 3

TOP-LEVEL COMPONENTS

Slide 4



EXAMPLE: LARGE PENTIUM SYSTEM



Slide 5

PROCESSOR

- Fetches instructions from memory, decodes and executes them
- Set of instructions is **processor specific**
- Instructions include:
 - * load value from memory into register
 - * combine operands from registers or memory
 - * branch
- All CPU's have **registers** to store
 - * key variables and temporary results
 - * information related to control program execution

Slide 6

PROCESSOR REGISTERS

- **Data and address registers**
 - Hold operands of most native machine instructions
 - Enable programmer to minimize main-memory references by optimizing register use
 - user-visible
- **Control and status registers**
 - Used by processor to control operating of the processor
 - Used by operating-system routines to control the execution of programs
 - Sometimes not accessible by user (architecture dependent)

Slide 7

USER-VISIBLE REGISTERS

- May be referenced by machine language instructions
- Available to all programs - application programs and system programs
- Types of registers
 - Data
 - Address
 - Index
 - Segment pointer
 - Stack pointer
 - Many architectures do not distinguish different types

Slide 8

CONTROL AND STATUS REGISTERS

- Program Counter (PC)
 - Contains the address of an instruction to be fetched
- Instruction Register (IR)
 - Contains the instruction most recently fetched
- Processor Status Word (PSW)
 - condition codes
 - interrupt enable/disable
 - supervisor/user mode

Slide 9

CONTROL AND STATUS REGISTERS


- Condition Codes or Flags
 - Bits set by the processor hardware as a result of operations
 - Can be accessed by a program but not altered
 - Examples
 - positive/negative result
 - zero
 - overflow

Slide 10

INSTRUCTION FETCH AND EXECUTE

- Program counter (PC) holds address of the instruction to be fetched next
- The processor fetches the instruction from memory
- Program counter is incremented after each fetch
- Overlapped on modern architectures (pipelining)

Slide 11



INSTRUCTION REGISTER

- Fetched instruction is placed in the instruction register
- Types of instructions
 - Processor-memory
 - transfer data between processor and memory
 - Processor-I/O
 - data transferred to or from a peripheral device
 - Data processing
 - arithmetic or logic operation on data
 - Control
 - alter sequence of execution

Slide 12

INTERACTION BETWEEN PROCESSOR AND I/O DEVICES

Slide 13

- CPU much faster than I/O devices
 - waiting for I/O operation to finish is inefficient
 - not feasible for mouse, keyboard
- I/O module sends an **interrupt** to CPU to signal completion
- Interrupts normal sequence of execution
- Interrupts are also used to signal other events

CLASSES OF INTERRUPTS


Slide 14

- **Asynchronous (external) events**
 - I/O
 - Timer
 - Hardware failure
- **Synchronous interrupts** or program exceptions caused by program execution:
 - arithmetic overflow
 - division by zero
 - execute illegal instruction
 - reference outside user's memory space

INTERRUPT CYCLE

Slide 15

- ① Fetch next instruction
- ② Execute instruction
- ③ Check for interrupt
- ④ If no interrupts, fetch the next instruction
- ⑤ If an interrupt is pending, divert to the interrupt handler




INTERRUPT HANDLER

Slide 16

- A program that determines nature of the interrupt and performs whatever actions are needed
- Control is transferred to this program **by the hardware**
- Generally part of the operating system

CONTROL FLOW WITH AND WITHOUT INTERRUPTS



Slide 17


MULTIPLE INTERRUPTS

Sequential Order:

- Disable interrupts so processor can complete task
- Interrupts remain pending until the processor enables interrupts
- After interrupt handler routine completes, the processor checks for additional interrupts

Slide 19

MULTIPLE INTERRUPTS



Slide 18

- Interrupt X occurs
- CPU disables all interrupts (only those with lower priority)
- Interrupt handler may enable interrupts
- Interrupt Y occurs
- Sequential or nested interrupt handling

MULTIPLE INTERRUPTS

Priorities:

- Higher priority interrupts cause lower-priority interrupts to wait
- Causes a lower-priority interrupt handler to be interrupted
- Example: when input arrives from communication line, it needs to be absorbed quickly to make room for more input

Slide 20

MEMORY

Should be

- fast
- abundant
- cheap

Slide 21

Unfortunately, that's not the reality...

Solution:

- combination of fast & expensive and slow & cheap memory
-
-

GOING DOWN THE HIERARCHY

- Decreasing cost per bit
- Increasing capacity
- Increasing access time
- Decreasing frequency of access of the memory by the processor


Slide 23

Locality of reference is essential!

MEMORY HIERARCHY

Typical access time

Typical capacity




Slide 22

DISK CACHE

- A portion of main memory used as a buffer to temporarily to hold data for the disk
- Disk writes are clustered
- Some data written out may be referenced again. The data are retrieved rapidly from the software cache instead of slowly from disk
- Mostly transparent to operating system

Slide 24

CACHE MEMORY



Slide 25


- Contains a portion of main memory
- Processor first checks cache
- If not found in cache, the block of memory containing the needed information is moved to the cache replacing some other data

CACHE DESIGN

- Cache size
 - small caches have a significant impact on performance
- Line size (block size)
 - the unit of data exchanged between cache and main memory
 - hit means the information was found in the cache
 - larger line size ⇒ higher hit rate until probability of using newly fetched data becomes less than the probability of reusing data that has been moved out of cache

Slide 27

CACHE/MAIN MEMORY SYSTEM



Slide 26

CACHE DESIGN

- Mapping function
 - determines which cache location the data will occupy
- Replacement algorithm
 - determines which line to replace
 - Least-Recently-Used (LRU) algorithm
- Write policy
 - When the memory write operation takes place
 - Can occur every time line is updated (write-through policy)
 - Can occur only when line is replaced (write-back policy)
 - Minimizes memory operations
 - Leaves memory in an obsolete state

Slide 28

INTERACTION BETWEEN I/O DEVICES AND PROCESSOR


Slide 29

- Controller (chip or set of chips) provides a simple interface to OS
 - often, embedded OS running on the controller
- Software that communicates with controller is called **device driver**
- Most drivers run in kernel mode
- To put new driver into kernel, system may have to
 - be relinked
 - be rebooted
 - dynamically load new driver

INTERRUPT-DRIVEN I/O

Slide 31


- Processor is interrupted when I/O module ready to exchange data
- Processor is free to do other work
- No needless waiting
- Consumes a lot of processor time because every word read or written passes through the processor



PROGRAMMED I/O (POLLING)

Slide 30

- I/O module performs the action, not the processor
- Sets appropriate bits in the I/O status register
- No interrupts occur
- Processor checks status until operation is complete
 - Wastes CPU cycles



DIRECT MEMORY ACCESS

Slide 32

- Transfers a block of data directly to or from memory
- An interrupt is sent when the task is complete
- The processor is only involved at the beginning and end of the transfer

